Computer Architecture (CSCT2101)
Computer Science - COS
Semester: First Semester
Level: 200
Year: 2015
DEPARTEMENT: CS, EPE, ME, CEFT LECTURER(S): Mr. DJIMELI T. Charly
COURSE CODE: CSC121 COURSE TITLE: COMPUTER ARCHITECTURE AND I/O PERIPHERALS
DATE: HALL: ……. TIME: 1 hr 30min NATURE: Resit 2015
INSTRUCTION: Answer to all the questions inside your booklet
PART 1: MULTIPLE CHOICE QUESTION 12MARKS
Choose the right answer and copy the number followed by its corresponding letter into your booklet.
1. In unsigned arithmetic’s 8 bits numbers are found within the range
a. -256…. 255 b. 0 …. 127 c. 0 …. 255 d. 0….128
2. The Main processing component of first generation computer was based on:
a. Transistors b. Integrated Circuits c. Vacuum Tubes d. Memory cells
3. The main difference between combinational circuit and sequential circuit is that,
a. The combinational circuit uses gates while sequential circuit doesn’t
b. Combinational circuit is used to manufactured integrated circuit
c. In Combinational circuit outputs are not strictly functions of its inputs
d. Sequential circuits have state or memory.
4. 11011011
2
in base 16 is:
a. DB
16
b. CB
16
c. 333
16
d. none of above
5. In Two’s complement arithmetic, what is the range of n bits number:
a. -2
n
…. 2
n-1
-1 b. 0 …. 2
n-1
-1 c. –2
n –1
…. 2
n –1
– 1 d. 2
n
…. 2
n
-1
6. The decimal correspondent of the 4 bits number 1111
2
in 2
s
complement representation is:
a. 15 b. -1 c. -7 d. 1
7. the number of value that can be stored in 4 bits using two complement
a. 15 b. 7 c. 8 d. 16
8. The number of 700 MB CD, that can be used to store information contained inside a 16GB hard
disk is:
a. 23 b. 47 c.45 d. 24
9. What additional hardware facilitates communication between the CPU and I/O device?
a. DMA module b. Motherboard c. interrupts d. keyboard
10. the main advantage of virtual memory is :
a. it increases the capacity of the main memory by using a part of the hard disk drive as main
memory
b. it increases the speed of the CPU
c. Adding to the cache, a memory of the same size like cache memory
d. it increases the capacity of the hard disk by using a part of the hard disk drive as main
memory
11. Integrated circuit is an electronic component used to
REPUBLIC OF CAMEROON
Peace – Work – Fatherland
***********
THE UNIVERSITY OF BAMENDA
***********
HIGHER TECHNICAL TEACHER TRAINING
COLLEGE (H.T.T.T.C.) BAMBILI
***********
DIRECTORATE OF STUDIES
**********
P.O.BOX 39 BAMBILI
REPUBLIQUE DU CAMEROON
Paix – Travail - Patrie
***********
UNIVERSITE DE BAMENDA
***********
ECOLE NORMALE SUPERIEURE
D’ENSEIGNEMENT TECHNIQUE
***********
DIRECTION DES ETUDES
**********
Tél: 33 05 10 69
www.schoolfaqs.net
a. Processes information within the CPU
b. Implement logic gates and memory cells
c. Design gates in a computer
d. None of above
12. Flynn's classification classify parallel processing in terms of:
a. Vector processing and Array processing
b. Arithmetic processing and logic processing
c. Data stream and instruction stream
d. Pipeline processing and scalar processing
PART 2: DIGITAL COMPONENT AND Parallel processing 23Marks
1) Digital Component
a. What is the difference between full adder and half adder 1Mark
b. Construct a half adder( truth table and circuit) 2Marks
c. Construct a full adder(truth table and circuit) 3Marks
d. Design a 4-bit adder using only full adders 3Marks
e. Let consider R1=0011 and R2=1111 1Mark
e.1 calculate R1-R2
e.2 since R1-R2= R1+(-R2), Construct a 4 bit subtracting circuit using NOR and full adder only 3 Marks
2) Instruction pipeline
An instruction is executed using the following 4 Stages;
[1] FI: Fetch an instruction from memory
[2] DA: Decode the instruction and calculate the effective address of the operand
[3] FO: Fetch the operand
[4] EX: Execute the operation
we consider the stages duration to be constant and equal to 10ns.
Let suppose that we want to execute five instructions
a. draw the processing diagram Using the conventional method and give the duration
2Marks
b. Draw the processing diagram using pipeline method and give the duration 3 Marks
c. We suppose that at the third instruction there is an interrupt at the end of DA stage, the
duration is 12ns and that third process end there and go to the fourth.
C.1 what is an interrupt? Name the different types of interrupt 2Marks
C.2 Draw the new pipeline system taking the interrupt into consideration, what is the new processing
duration? 3Marks.
www.schoolfaqs.net
